Serial No.:09/625,996 Docket No.: 00750425AA

Page 8

## Clean Copy of Claims

The following is a clean copy of amended claims 1, 8 and 12.

| Jul' | W-                    |
|------|-----------------------|
| 1    | Þ                     |
|      | <b>)</b> <sub>3</sub> |
| W    | 4                     |
| MC 1 | 5                     |
|      | 6                     |
|      | 7                     |
| 0    | <i>h</i> .            |
|      | <b>W</b>              |
| 70   | $\mathcal{D}^2$       |

1. An integrated circuit including an embedded memory and a built-in self-test arrangement including

means for storing test instructions including means for discriminating a source of a test command and receiving test instructions provided from an external tester,

means for generating default test instructions, and

means for supplying said default test instructions to said means for storing test

instructions.



6

7

8

7

8. An electronic system including an integrated circuit having a built-in self-test arrangement therein, said integrated circuit including

means for storing test instructions including means for discriminating a source of a test command and receiving test instructions provided from an external tester,

means for generating default test instructions in absence of instructions from an external tester, and

means for supplying said default test instructions to said means for storing test instructions.

12. A method of performing system level tests on an electronic system including an integrated circuit having a built-in self-test (BIST) arrangement therein for performing manufacturing level and board level testing and including means for storing a test algorithm, said method comprising steps of

discriminating a source of a test command,

providing a system level test algorithm from said BIST arrangement in absence of instructions from an external tester,

Serial No.:09/625,996 Docket No.: 00750425AA

Page 9

10

transferring said system level test algorithm to said means for storing a test algorithm in

9 43 said BIST arrangement, and

operating said BIST arrangement using said system level test algorithm.